



Application Note: Data Transfer from ADQ to host PC

Since the ADCs of SP Devices' high speed digitizers produce a higher data rate than most host computers can handle, on board data reduction is necessary. The method of data reduction and the method of transferring data to the host PC are closely connected. The data transfer and data reduction can be combined in many ways to meet various systems requirements. This application note is a guide to how to set up the data transfer of and combine it with data reduction the ADQ series of digitizers to meet the requirements of the application.



Reference guide Appendix A, Appendix B, Appendix C

SWEDEN | Signal Processing Devices Sweden AB | Teknikringen 6, SE-583 30 Linköping | Phone: +46 (0) 13 4650600 | Fax: +46 (0) 13 991 3044 SWITZERLAND | Signal Processing Devices | 275, Route de Saint-Julien, CH-1258 Perly, Geneva | Phone: +41 78 845 5657 US | Signal Processing Devices Inc. | 71 Commercial Street 270; Boston MA 02109 | Phone: +1 716 226 0737

www.spdevices.com



Table of Contents

1	Introduction 3					
2	Data reduction; motivation	4				
2.1	Introduction to SP Devices' high speed digitizers	4				
2.2	Data rate from the ADCs to the FPGA on the digitizer					
2.3	Connecting to a host PC	5				
3	Data reduction methods 5					
3.1	Introduction					
3.2	Type 1: Triggered record acquisition for pulse data	6				
3.3	Selecting multi-record or triggered streaming	8				
3.4	Type 2: Bandwidth reduction for RF/IF data	11				
4	Multi-record mode	12				
4.1	ADQ DRAM as data buffer	12				
4.2	Sequence of operation	12				
4.3	Transferring the records to the host PC	14				
4.4	Example of ADQ412-4G multi-record	14				
5	Triggered streaming	15				
5.1	FPGA block RAM as buffer	15				
5.2	Transfer data from ADQ Block RAM to host PC	17				
5.3	Example of ADQ108 using triggered streaming	18				
6	Data reduction for continuously streaming systems	18				
6.1	System	18				
6.2	Decimation	18				
6.3	Buffer	18				
6.4	Example of continuously streaming system RF system					
7	Data link from digitizer to host PC	19				
8	Setting up the host PC for streaming	19				
8.1	Introduction	19				
8.2	Principle of operation 19					
8.3	Setting buffer size	20				
8.4	Re-allocate RAM					
8.5	Example on allocating RAM 21					
9	Pre-allocation application 21					
9.1	Introduction 21					
9.2	Starting the pre-allocation application					
9.3	Setting RAM size					
9.4	Status check					
10	Consuming the data in the host PC					
10.1	Extracting parameters					
10.2	2 Storing raw data to disk					
Appe	endix A Reference guide to ADQAPI_preallocate.exe	22				
Appe	endix B Parameters for the different digitizer models	24				
Appe	endix C ADQ DRAM format	25				
C.1	Data records in the ADQ DRAM	25				
C.2	Packing data in the ADQ DRAM	25				
C.3	Unpacking data from the ADQ DRAM 26					



1 Introduction

The data transfer from the digitizer to the host PC can be done in several ways depending on the typical characteristics of the user's system. This application note describes various solution for different use cases. The data transfer properties is heavily dependent of the methods of data reduction inside the digitizer. The data transfer is thus described from a data reduction perspective.

The description in this application note is based on the hardware view in **Figure 1**. The logical view in of the system is in **Figure 2** and **Table 1** below. It has six main blocks, which put different restrictions on the solution and thereby influence the choice of data transfer method. There are four blocks where the data rate influences the system; ADC, data reduction, link to host PC and data consumption in the processing unit. In between are two blocks that determines the sizes of the data records; data buffer in the digitizer and RAM in the host PC. **Table 1** contains links to the corresponding section in this application note.



Figure 1: Physical view of the system model in this application note.



Figure 2: Logical view of the system model in this application note. See Table 1 for description.



BLOCK	USED FOR	LIMIT	COMMENT	REFERENCE
ADC	ADC samples data from a sensor and converts to a digital stream of data characterized by a sample frequency and a word length (number of bits per sample).	Rate	The sensor is not included in the description. It is assumed that the selected digitizer suits the use case well.	Section 2
Data reduction	Reduces the data rate of the real-time data inside the digitizer to match the rate on the link to the host PC and/or the data processing capacity of the host PC.	Rate	This is done as either triggered acquisition, bandwidth reduction through filtering, or custom processing in the FPGA.	Section 3, Section 4, Section 5, Section 6
Data buffer	This is a data FIFO on the digitizer that handle the real-time data from the ADC and reshape it to packet data on the data link.	Size	This is Block RAM in the FPGA for streaming mode. This is DRAM on the digitizer for multi-record mode.	Section 3, Section 4, Section 5, Section 6
Data link	This is the physical connection to the PC.	Rate	PCIe or USB2.0	Section 7
PC RAM	A data buffer in the host PC that receives packets of data from the data link.	Size	This is PC RAM.	Section 8, Section 9
Processing	Extracting requested parameters from the data. This is the process that consumes the data.	Rate	This is either data reduction in the CPU or a copying of raw data to a disk storage system.	Section 10

 Table 1:
 System in this application note, see Figure 2.

2 Data reduction; motivation

2.1 Introduction to SP Devices' high speed digitizers

SP Devices' digitizers are characterized by a high sample rate in combination with high resolution. The result is that the intrinsic data stream from the ADCs is, in most cases, higher than the data link to the host PC can handle. Thus, data reduction is required between the ADC and the link to the host PC. This section motivates why data reduction in the digitizer is necessary.

From a data transfer perspective, SP Devices' digitizers can be grouped into ADQ V6 series and ADQ V5 series, see **Table 2**. The relevant parameters is common for the digitizers within the respectively group.

2.2 Data rate from the ADCs to the FPGA on the digitizer

Table 2 shows the of total data rate from the ADCs into the FPGA on the digitizers. Note that this is an internal data connection and not the data rate out from the digitizer.



MODEL	# CH	SAMP. RATE	VERT. RES.	TOTAL DATA RATE FROM ALL ADCS ¹		BYTE WISE DATA RATE ²	SUSTAINED RATE
		[MSPS]	[BITS]	[GBITS/S]	[GBYTES/S]	[GBYTES/S]	[GBYTES/S]
				ADQ V6 d	igitizer family		
ADQ108	1	7000	8	56	7	7	3
ADQ208	2	4000	8	64	8	8	3
ADQ412	4	1000	12	48	6	8	3
ADQ412-3G	4	1800	12	86.4	10.8	14.4	3
ADQ412-4G	4	2000	12	96	12	16	3
SDR14 ⁴	2	800	14	22.4	2.8	3.2	3
ADQ1600	1	1600	14	22.4	2.8	3.2	3
ADQ V5 digitizer family							
ADQ112	1	1100	12	13.2	1.65	2.2	0.79
ADQ114	1	800	14	11.2	1.4	1.6	0.79
ADQ212	2	550	12	13.2	1.65	2.2	0.79
ADQ214	2	400	14	11.2	1.4	1.6	0.79

Table 2: Data rates in ADQ V6 and ADQ V5 digitizers.

- 1. For multi-channel models, the total amount of data from all channels is added.
- 2. Byte wise data rate is relevant since the data words in a user application has to be 8 or 16 bits. This is thus the amount of data that is delivered to the user.
- 3. These figures put requirements on the PC hardware and also on the task scheduling in the PC. The values are to be confirmed for a specific configuration.
- 4. Valid for analog inputs only. The Arbitrary Waveform Generator part of SDR14 is excluded from this discussion.

2.3 Connecting to a host PC¹

The ADQ V5 digitizer family support PCIe Gen1 by 4 lanes with a data rate of 10 Gbit/s on the physical link, including packet header and coding. In practice the link reaches 790 MBytes/s sustained data rate. The ADQ V6 digitizer family also support PCIe Gen2 by 8 lanes with a data rate of 40 Gbit/s. In practice the digitizer reaches 3 GBytes/s sustained data rate. The data in **Table 2** show that the ADCs can produce a much higher data rate than the link to the host PC can transfer. It is thus concluded that some type of data reduction inside the digitizer is required.

The digitizers also support a USB 2.0 high speed data link. Most of text in this document is applicable to the USB interface. However, the data rate is then effectively set to 25 MBytes/s sustained for all units.

3 Data reduction methods

3.1 Introduction

Data reduction is categorized into two different types; triggered record acquisition, **Section 3.2**, and bandwidth reduction, **Section 3.4**.

^{1.} The digitizers are available with USB2.0 and PCIe interface. All examples in this document assume a PCIe connection. The PXIe and Micro-TCA form factors use PCIe for data transfer.



(1)

Preliminary

3.2 Type 1: Triggered record acquisition for pulse data

Triggered record acquisition is typically used in a system with pulse data. At each trigger event, a short record of data is acquired at full speed, **Figure 3**. The data reduction is achieved by discarding data between the records. The average data rate is thus reduced.

To use this data rate reduction method, there has to be a data buffer on the digitizer, that is, a FIFO. The full speed data is temporarily stored in the FIFO on the digitizer and transferred to the PC on a lower average speed. The requirement on the transfer capacity is then calculated as:





Figure 3: Trigger and record in time domain.

For some applications, there are bursts of very fast triggers. Then a burst of records are stored in the data buffer before it transferred to the host PC, see **Figure 4**. This view is also valid if the trigger rate is not constant, which is the case for a data driven trigger such as level trigger. For this situation, the average data rate as well as the peak buffering capacity are critical parameters.



Figure 4: Burst trigger and record in time domain.

The standard firmware in the digitizer supports triggering as a data reduction method. It is also possible to combine that with a custom data reduction in the FPGA. The custom implementation may be energy calculations, peak detection, FFT, etc. Then, the standard ADC data in the record may be changed to any type information. It is up to the user's software to interpret the information. **Figure 5** illustrates how a custom data record can be implemented in the FPGA



firmware¹.



Figure 5: Example of custom data reduction in a pulse data system.

One key component in the signal chain is the data buffer² inside the digitizer. To allow for a large variety of system parameters, there are two different buffers with different characteristics; FPGA Block RAM and ADQ DRAM³. See **Figure 6** and **Table 3** for a description of the two buffers.



Figure 6: Data buffer options.

^{1.} The FPGA is accessed via the ADQ Development Kit, which is a separate tool. The ADQ Development Kit is a design project which contains the necessary digitizer functions and a user area for custom code. ADQ Development Kit is purchased separately.

Note that the buffer on the digitizer is not the same as a data record. The buffer is the physical memory on the digitizer that sets the maximum allowed delay from the sample time until the time when data is transferred to the host. The record is the set of consecutive data acquired at one trigger event.

^{3.} The ADQ DRAM is a physical DRAM on the ADQ digitizer. It is connected to the FPGA and can accept real time data from the ADCs. The term ADQ DRAM is used to distinguish from the DRAM in the PC.



ACRONYM	DESCRIPTION	SIZE	CONDITIONS	MODE
ADQ DRAM	DRAM buffer on the digitizer board.	1 GBytes (ADQ V6) 256 MByte (ADQ V5)	Large records OR burst trigger.	Multi-record
Block RAM	Block RAM inside the FPGA on he digitizer board.	Typical 32kBytes See Table 4	Small records AND sparse triggers.	Triggered streaming

Table 3: Data buffer types on the digitizer.

The two different data buffers also corresponds to two key operational modes of the digitizer; multi-record and triggered streaming. These terms will be used throughout the document. The type of buffer is selected depending on the mode of operation:

Multi record mode

A multi-record mode is a scheduled system, where a set of records are first acquired, then transfered to the host PC. In this mode, the on board ADQ DRAM is used for larger records or a large set of records. The advanced flow control of the ADQ DRAM, however, limits the flexibility. Therefor the multi-record mode is scheduled as first acquire a set of records and then transfer them to the host PC. See **Section 4** for further description.

Triggered streaming mode

The triggered streaming mode means that the data follows a type of virtual circuit switching connection; acquire – transmit to host PC. Data streams through the system. The block RAM in the FPGA is used as FIFO this mode. The limiting factor is the size of the block RAM, which limits the maximum length of the data record. See **Section 5** for further description.

3.3 Selecting multi-record or triggered streaming

The two modes, multi-record and triggered streaming are complementing each other. This section is guiding how to select operational mode. For deeper understanding, read **Section 4** and **Section 5**.

The key differentiating parameter is the size of the FIFO. The multi-record mode will have a large FIFO, whereas the triggered streaming mode will have a FIFO 1000 times smaller. The multi-record mode can thus accept larger peak data rates than the triggered streaming. This can, for example be used in a burst recording system.

The advantage of triggered streaming is the systems timing. The multi-record rely on polling flags, and controlling the flow from the software, **Figure 7**. The triggered streaming can be set-up to be completely driven by the triggers, **Figure 8**.





Figure 7: Multi-record timing of operations



Figure 8: Triggered streaming timing of operations.

Taking the methods from **Figure 7** and **Figure 8** and combining it with the typical key parameters of the respectively methods give the use-cases in **Figure 9** and **Figure 10**. Selecting the proper method is mapping the application to one of these structures.



Multi record mode

Figure 9 (a) is common parameters in this example. All parameters in **Figure 9** have typical best case values. See **Table 4** for parameters for the different models.

In **Figure 9** (b) is the typical multi-record use-case. A set of records are acquired and then sent to the host PC. The total amount of data is large and thus stored in DRAM.

Figure 9 (c) is a data driven application where analog activity activates the recording, that is, level trigger. The peak load is large, so the DRAM has to be used.

Figure 9 (d) illustrates long records and long pre-triggers.



Figure 9: Multi-record timing of use-cases. Typical parameters for illustration only. See Table 5 for figures for the different digitizer models.



Triggered streaming mode

Figure 10 (a) is common parameters in this example. All parameters in **Figure 10** have typical best case values. See **Table 5** for parameters for the different models.

In **Figure 10** (b) is the typical triggered streaming use-case. A continuous flow of equally spaced triggers and each record is transferred directly to the host PC. The total amount of recorded data is much larger than the ADQ DRAM. The application is optimized for transfer speed.

Figure 10 (c) is a data driven application where analog activity activates the recording, that is, level trigger. The peak load is low, so the Block RAM can be used as FIFO. The re-arm time is minimized.



Figure 10: Triggered streaming timing of use-cases. Typical parameters for illustration only. See Table 4 for figures for the different digitizer models.

3.4 Type 2: Bandwidth reduction for RF/IF data

Bandwidth reduction is used in a band limited system with a continuous flow of data. This could be a modulated RF/IF carrier system. A typical data reduction is then to select one "RF channel" by filtering and thereby reduce the bandwidth. The data rate may then be reduced by decimation, see **Figure 11**.

The standard functions in the digitizers are limited to various forms of decimation and sample skip. See the datasheet of the respectively digitizer model for details on supported functions. It is recommended to use the ADQ Development Kit to implement a custom solution of bandwidth reduction inside the FPGA.





Figure 11: Example of custom data reduction in an RF system.

4 Multi-record mode

4.1 ADQ DRAM as data buffer

The ADQ DRAM is used for buffering up to 1 GBytes of data at full speed (256 Mbytes on ADQ V5). ADQ DRAM access is controlled by the multi-record commands and gives full access to digitizer features such as trigger-hold off, pre-trigger, time-stamp and all trigger modes. The ADQ DRAM is the preferred data buffer when any of these conditions is fulfilled

- The data records are large
- There is a burst of high rate triggers

For a scheduled operation like this, the total amount of data in one acquisition is limited to the size of the ADQ DRAM:

Required DRAM size = Number of triggers in burst * Record length + overhead (2)

See Appendix C ADQ DRAM format for more information on DRAM size.

4.2 Sequence of operation

The role of the ADQ DRAM is to act as a FIFO. The low level scheme of read and write operations limits the flexibility. The acquisition process has to be scheduled to a write phase and a read phase. A typical scheduling is:

- 1. Set up multi-record mode
- 2. Arm trigger
- 3. Acquire data
- 4. Transfer data to host PC
- 5. Restart from 2

The data transfer is controlled by the user application. The sequence of operations is controlled by polling flags in the digitizer. There are two different sequences available; post reading or simultaneous reading¹. These sequences are described in the following sections.

^{1.} Some digitizer models support both. Some digitizer models only supports post reading because of memory bandwidth requirements.



Method 1: post reading (All models)

In this method, all the records are first recorded in the ADQ DRAM, then the flag is set and data may be read out, **Figure 12**. This method is the straight forward method and is preferred for high trigger rates.



Figure 12: Post reading of multi-record data

Method 2: simultaneous reading (ADQ108 only)

In this method, the number of acquired records can be read from a register. The acquired records may be transferred to the host PC before acquisition of all records is completed, Figure 13. This method is preferred if the trigger rate is low¹.

^{1.} If the trigger rate is high, the advantage of simultaneous reading is low. Example: trigger rate 100kHz, record sizes 10k samples, sample rate 1GSPS, read out speed 100MSamples/s. Then the acquisition time is 10us and the read out time is 100 us, which means only 9% reduced cycle time with the simultaneous method.







4.3 Transferring the records to the host PC

The data format in the ADQ DRAM is designed to maximize the memory speed, and to support long pre-triggers. The packing into the ADQ DRAM data format is done inside the FPGA. The unpacking is done in the PC. The ADQ DRAM set up and data handling is automatically done by the ADQAPI, and the user does not have to take care of this. However, it is important to understand the implications of these operations on the data rate. In most cases, the packing and sorting of the data takes more time than the actual transfer from the digitizer. For different digitizer models, different sets of these operations are performed by the host PC:

- Changing data format from 12b to 16b to match the data word size in the PC.
- Separating the samples for different channels into different buffers.
- Unwrapping the buffer with respect to the trigger position.

More information on the details of the memory format is available in **Appendix C ADQ DRAM** format.

4.4 Example of ADQ412-4G multi-record

There are several partitions to take care of in the system. Below is an example of configuration, which illustrates the limitations in the parts of the system.

Assume the following

- The ADQ412-4G has 4 GSPS, 12 bits and 2 channels.
- The record length in the application is 64 kSamples
- The trigger rate is 20 kHz (that is 32% of all samples are valid).
- The ADQ DRAM is 8 GBits.
- The transfer rate on the data link is 3 GBytes/s.
- Disk write data rate is 1 GBytes/s



• Disk size is 1 TBytes.

Calculate the these parameters:

- The data rate is then 2ch * 64kS * 20kHz * 2bytes = 5.12 GBytes/s (the 12b data is mapped to 16b). This is not theoretically possible to transmit on the link, which means that the DRAM has to be used.
- The ADQ DRAM can hold 8Gbits/12bits/2ch/(64kSamples+overhead) = 5 k records.
- The acquisition time for the burst is 5k/20kHz = 250 ms.
- The transfer time to the PC RAM is (12/8)*5k*64k*2ch/3G = 320 ms.
- The transfer time to disk is (12/8)*5k*64k*2ch/1G = 960 ms. This is the dead time between bursts.
- The disk will be full after 1TBytes/ (1GBytes/s) = 16 minutes recording time.

Note that this is in practice a system with a burst recording, see Figure 4.

5 Triggered streaming

5.1 FPGA block RAM as buffer.

For optimized data transfer rate to the host PC, Block RAM in the FPGA is used as the data buffer. The Block RAM act as a FIFO. Writing to the FIFO is done at full speed. The average data rate is determined by the transfer rate to the host PC, that is the speed that empties the FIFO.

To avoid FIFO overflow, the data rate in to the FIFO has to be kept lower than the transfer rate to the host PC. This is done by triggered streaming. At each trigger, a record of data is written to the FIFO. If the record of data is shorter than the FIFO, it is buffered and wait for transmission to the host PC. The trigger rate is then limited by the transfer rate as:

Average trigger rate = Data rate to host PC / Record length

(3)

There is also a limitation on the record length. The entire record must fit in the FIFO, see **Table 4**. Burst triggers, **Figure 4**, can be handled as long as there is no overflow in the FIFO. A simplified calculation of the burst triggers is:

To summarize, the triggered streaming mode is preferred when both these conditions are fulfilled:

- The records are short
- There is a continuous flow of properly spaced triggers

The triggered streaming is supported in most trigger modes. Below is a description of external trigger and level trigger.

External trigger

The block diagram for triggered streaming using external trigger is in **Figure 14**. At a trigger event, one record for each channels are sent to respectively FIFOs. A header is added to the record. The mask function can select channels. The sort and multiplexer block creates a single stream of data, which is transmitted to the host PC.





Figure 14: Triggered streaming block diagram with external trigger.

Level trigger

The block diagram for triggered streaming using level trigger is in **Figure 15**. In this example, the level trigger is set to be individual on each channel. This means that an event on channel A will produce a record on channel A only. All records from each channel are put in the respectively FIFOs. The sort and multiplex function sends the records in time order to the host PC.





Example of timing digram with example of incoming triggers



Example of outgoing order of records

Figure 15: Level trigger on individual channels.

5.2 Transfer data from ADQ Block RAM to host PC

Data is always 8 or 16 bits depending on digitizer model. When using some digitizer features like decimation or waveform averaging, the data word is 32 bits.



In the data buffer in the digitizer, there exist only unclassified data. The user has to keep track of the data format. In the digitizer any information may be put into the streaming FIFO and transferred to the PC.

This means that the user application has to know the start and stop of each record that is transfered and if there are any headers, etc. This method also gives the user the possibility to add any specific information into the data. See for example **Figure 5**, where a custom record contains various parameters from the acquired record. It is up to the user application to extract custom header, peak and area values from the data.

5.3 Example of ADQ108 using triggered streaming

There are several partitions to take care of in the system. Below is an example of configuration, which illustrates the limitations in the parts of the system.

Assume the following:

- The ADQ108 has 7 GSPS, 8 bits and 1 channel.
- The streaming FIFO (FPGA Block RAM) is 32 kSamples. This means that the maximum data record is 32 kSamples.
- The transfer rate on the data link is 3 Gbytes/s.
- Assume that the host PC can allocate 16 GBytes of RAM for this application.

Calculate the these parameters:

- The recording time for each record is $32k/7G = 4.6 \mu s$.
- The maximum trigger rate is set by transfer rate and record size to 3G/32k = 94 kHz.
- The total acquisition is limited by PC RAM to 16G/3G = 5.3 s (unless data is processed or moved to disk simultaneously).

6 Data reduction for continuously streaming systems

6.1 System

Data reduction in a continuous data recording system is in practice decimation. The decimation is preceded by some signal conditioning. A typical example is a direct sampling RF receiver. The data signal processing is then typically bandpass filter, down converter, low-pass filter and decimation. The requirement on the signal bandwidth is that the required effective sample rate is lower than the transfer rate to the host.

6.2 Decimation

The data rate reduction process is a sample skip function. Sample skip by a factor of 8 means that every 8th sample is kept, and the others are discarded.

If the sample skip is preceded by a low pass filter, signal quality is preserved. This is referred to as decimation.

6.3 Buffer

The buffer has to be the Block RAM buffer in the FPGA. There is no header, only a flow of data.



6.4 Example of continuously streaming system RF system

On channel in the digitizer ADQ214 is used for direct sampling of an IF signal. The ADQ214 has an analog bandwidth of 800 MHz, and may thus be used for sub-sampling system. The system has these properties:

• The channel is 20 MHz wide.

The custom data reduction contains

- Digital mixer for down conversion
- Digital low pass (decimation filter)
- Data reduction (sample skip)
- The signal processing is done with 16 bit words, that is 2 bytes per word.

Calculate the data transfer properties:

• A minimum sample rate for ideal decimation filters is 2 X 20 = 40MS/s. To relax the requirement of the decimation filter, set the sample rate to 50 MS/s. This means 100 MBytes/s.

This calculation only reflects the data transfer properties. Other aspects of designing digital radio components are not included.

7 Data link from digitizer to host PC

The ADQ V6 digitizer family supports PCIe Gen2, 8 lanes and Gen1, 4 lanes.

The ADQ V5 digitizer family supports PCIe Gen1, 4 lanes.

There is also USB 2.0 interface on all models except SDR14.

Note that the digitizers are available in several physical form factors, but the electrical interface is PCIe or USB 2.0.

The PXIe and the Micro-TCA form factors use the PCIe standard for data transfer.

8 Setting up the host PC for streaming

8.1 Introduction

Data from the digitizer is stored in the host PC RAM. The PC RAM is divided into several buffers where data may be written. The user gets a pointer to a filled buffer.

From the host PC RAM, data is either consumed by the application or stored to disk. See **Section 10** for more details.

8.2 **Principle of operation**

At start-up, the ADQAPI reserves data buffers for the digitizer. The buffers are used for sending data from the digitizer to the user application. The sequence of data transfer is illustrated in **Figure 16**. (See **Section 9** for description of ADQAPI_preallocate.exe)





Figure 16: Flow for streaming application.

8.3 Setting buffer size

When the ADQ control unit is created, a default set of 8 instances of 4 MByte large buffers are allocated. The user may allocate larger buffers if necessary. Too small buffers cause a high interrupt rate, which reduces overall systems performance. This is of course very systems dependent. An indication is to keep the interrupt rate below a few hundred hertz. There is in principle no upper limit to the size of a buffer. However, since the ADQAPI uses physical memory, large buffers require large continuous memory segments.





8.4 Re-allocate RAM

Each time the ADQ control unit is deleted, the ADQAPI releases the buffers. This happens, for example, when the digitizer is re-started or when the ADQ application is stopped. When a new ADQ control unit is created, new buffers are allocated. However, if the PC operates for a long time, the memory gets fragmented and thus large buffer may be hard to allocate. This is solved using a memory pre-allocation application, see **Section 9**.

8.5 Example on allocating RAM

Assume the following situation using ADQ108

- Sample rate 7 GSPS
- 8 bits resolution, that is 1 byte/sample
- Record size 128 KSamples
- Burst trigger rate 1 KHz
- One burst is 512 triggers
- The measurement is repeated 2048 times

Calculate parameters for the application

- The FPGA block RAM buffer is large enough for 128 kSamples; use triggered streaming.
- Data rate on the link to the host is 128 K * 1 K = 128 Mbytes/s; feasible over PCIe.
- Interrupt rate at typically <100 Hz requires a buffer size of >1.28 MBytes.
- One burst is 128 K * 512 = 64 Mbytes of data
- Total measurement is 128K*512*2048 = 128 Gbytes of data

Systems requirement

- The total burst of 64 Mbytes of data has to fit into the host PC RAM.
- The total measurement of 128 Gbyte of data has to be stored on disk.
- The time between the burst is limited by the time it takes to transfer 64 MBytes to the disk.

9 Pre-allocation application

9.1 Introduction

When the PC operates for a long time, the memory gets fragmented. For efficient data transfer, there is a memory pre-allocation application that reserves RAM space for the digitizer application. When a digitizer application tries to allocate DMA buffers in the RAM, it will first check if there are any pre-allocated buffers, and use these if possible. See **Appendix A Ref**erence guide to ADQAPI_preallocate.exe for detailed information.

9.2 Starting the pre-allocation application

It is recommended to add this application with console arguments to the Windows Task Scheduler, and set to "run before logon".

9.3 Setting RAM size

For a scheduled real-time operation, the amount of required RAM is well defined. Then set the total amount of RAM to this value. The RAM amount will be separated in a set of buffers. See



Section 8.3 on how to set the buffer size. With this method, there will always be RAM buffers available for the data from the digitizer.

If the behavior is not well defined, it may be difficult to foresee how much pre-allocated memory that is required. If the pre-allocated RAM is to small for a momentary peak load, the ADQAPI will automatically allocate new RAM. This automatic allocation will also maintain backwards-compatibility.

9.4 Status check

Start the pre-allocation application at any time and use the console menu to check status or free the allocated buffers.

10 Consuming the data in the host PC

10.1 Extracting parameters

Eventually a limited set of parameters are typically extracted from the raw data, that is, a peak height, an energy measure, or any other parameter. This process will free the buffers to be filled with new data. There are typically two ways to handle this:

Limited acquisition time

The amount of data from the entire acquisition is limited to an amount that fits into the host PC RAM. Then there are no fundamental requirements on the processing of the data. The processing time sets the minimum time before the sequence can start over again.

Unlimited acquisition time

The user has to consume the data in the same rate as it is written into the host PC RAM. This may be an indirect limiting factor on, for example, trigger frequency in the system.

10.2 Storing raw data to disk

Data coming over the data link is always stored in the host PC RAM first. From that, it is copied to disk by the user application. The ADQAPI delivers a data pointer to the user, where data is available. Copying the data to disk will free the buffers. In general, the digitizers puts high requirements on the write speed to the disk.

Appendix A Reference guide to ADQAPI_preallocate.exe

Installation:

- Install the ADQAPI and drivers using ADQ-setup.exe. This will install the file ADQAPI_preallocate.exe.
- The application is found in the installer C:\Program Files\SP Devices\Preallocate or C:\Program Files\SP Devices\Preallocate_x64. Place the ADQAPI_preallocate.exe in pre-ferred folder.

Running:

- Run ADQAPI_preallocate.exe
- It should display a menu allowing you to allocate or free buffers.
 - If it does not open correctly, run it from a cmd.exe console, and check for any error messages.



- This application can also check the amount of allocated and used buffers, however currently it does not run simultaneously to any application using the ADQ boards.
- Instead of using the menu, it can be started by using arguments. If so ADQAPI_preallocate will terminate when finished, it will not stay resident. See below for details on how to use this.

Running automatically at boot:

- Open Control Panel \rightarrow System and Security \rightarrow Administrative Tools \rightarrow Schedule Tasks
- Action \rightarrow Create Task
 - Name: ADQAPI_preallocate
 - Run whether user is logged on or not
 - Triggers \rightarrow New...
 - At Startup
 - Actions → New...
 - Start a program
 - C:\<your folder>\ADQAPI_preallocate.exe
 - Add arguments <number of buffers>:<buffer size in bytes>.
 - For example 64:8388608 means 64 buffers of 8 Mbytes each.
 - 8 Mbytes buffer size typically gives good performance.
 - Buffer size can be set in steps of 4 Kbytes.
 - Conditions
 - Set as you please
 - Settings
 - · Set as you please
- · Restart the computer
- When restarted, run ADQAPI_preallocate and check the preallocation status.
 - It may not be able to allocate all of the requested buffers, it will then allocate as many as were possible at startup.

Running the digitizer application:

- Any application using the new ADQAPI.dll will automatically use the reserved buffers, when available.
- If any digitizer application tries to use more than the pre-allocated buffers, it will try to allocate additional buffers. This also means that it will transparently fall back to the old behavior, should no pre-allocated buffers be available.



Appendix B Parameters for the different digitizer models

MODEL	STREAMING FIFO SIZE ¹ [SAMPLES]	PRE-TRIGGER [SAMPLES]	DATA LINK SUSTAINED ² [MBYTES/S]	COMMENT	
		ADQ V	6 digitizer family		
ADQ108	128 K	16384	3000		
ADQ208	64 K	16384	3000	Per channel	
ADQ412	128 K / 64 K	8192 / 4096	3000	Per channel: 2 channels / 4 channels	
ADQ412-3G	128 K / 64 K	8192 / 4096	3000	Per channel: 2 channels / 4 channels	
ADQ412-4G	128 K / 64 K	8192 / 4096	3000	Per channel: 2 channels / 4 channels	
SDR14	32 K		3000		
ADQ1600	192 K	4096	3000		
ADQ V5 digitizer family					
ADQ112	16 K	2048	700		
ADQ114	16 K	2048	700		
ADQ212	8 K	1024	700	Per channel	
ADQ214	8 K /	1024	700	Per channel	

Table 4: Data transfer parameters triggered streaming³

- 1. G means 1024^3 and M means 1024^2.
- 2. Sustained means average transfer time without loss of data until the buffer in the host PC RAM is full. This is achieved in a reference PC set-up.
- 3. Parameters are to be confirmed

MODEL	DRAM ¹ [BYTES]	DRAM ² [SAMPLES/ CHANNEL]	DATA LINK FROM DRAM ^{3 4} [MBYTES/S]	COMMENT		
		ADQ V6	digitizer family			
ADQ108	1 G	1 G	180 (best case)			
ADQ208	1 G	512 M	180 (best case)			
ADQ412	1 G	340/170 M	180 (best case)	2 channels / 4 channels		
ADQ412-3G	1 G	340/170 M	180 (best case)	2 channels / 4 channels		
ADQ412-4G	1 G	340/170 M	180 (best case)	2 channels / 4 channels		
SDR14	1 G	128 M	180 (best case)			
ADQ1600	1 G	512 M	180 (best case)			
ADQ V5 digitizer family						
ADQ112	256 M	170 M	180 (best case)			
ADQ114	256 M	128 M	180 (best case)	14 bits data mapped to 16 bits words		
ADQ212	256 M	85 M	180 (best case)			
ADQ214	256 M	64 M	180 (best case)	14 bits data mapped to 16 bits words		

Table 5: Data transfer parameters multi-record⁵

- 1. G means 1024^3 and M means 1024^2.
- 2. Record headers requires some space. The effective number of samples is thus lower.
- 3. Sustained means average transfer capacity without loss of data until the buffer in the host PC RAM is full. This is achieved in a reference PC set-up.
- 4. Best case using the GetData() function. Limited by unpacking in the PC, see Appendix A.
- 5. Parameters are to be confirmed



Appendix C ADQ DRAM format

C.1 Data records in the ADQ DRAM

In the multi-record mode, the data is stored in records in the ADQ DRAM. Each record contains a 64 bytes header¹. There is also up to 64 bytes data overhead to handle mapping to DRAM data bus. The overhead parameter is thus 64 – 128 bytes/record. **Figure 17** illustrates the relation between record size and number of records for an ADQ412.



SAMPLES	RECORDS
64	1198372
256	524288
1024	161319
4096	42799
16384	10866
65536	2727
262144	682
1048576	170

Figure 17: Number of records in DRAM on ADQ412

C.2 Packing data in the ADQ DRAM

The memory is organized in large ADQ DRAM words which can hold several data words. The ADQ DRAM words are grouped into pages². One page size is the minimum size for one data record. The positions in memory that are not used for data will be overhead.

Some of the digitizers deliver 12 bit data, which would waste 4 bits if stored in a 16 bit word. To reduce bandwidth requirement to the ADQ DRAM, data is packed into the larger ADQ DRAM words without wasted bits. This also allows for larger records.

To enable a large pre-trigger, the ADQ DRAM operates as a large circular buffer. The trigger position might thus be anywhere in the buffer.

The data from the different channels has to be written simultaneously to the ADQ DRAM. The result is that the channels are interleaved in the ADQ DRAM.

Figure 18 illustrates the memory organization.

^{1.} See 12-0768 for information about the record header. The record header is handled by the ADQ API and the user does normally not have to care about the header.

^{2.} The page size is defined by a combination of parameters and is different on all models.





Figure 18: Unpacking data from DRAM.

C.3 Unpacking data from the ADQ DRAM

When reading the data from the ADQ DRAM, it is first mapped to 8, 16 or 32 bits words, which can be used in the PC. This is done automatically in the ADQ API commands for getting data records from the digitizer. Data is also separated into the different channels. This un-packing requires a lot of resources from the CPU and may put a lower limit to the data transfer than the data link.

Finding the position of the record within the data is the second operation, Trigger information is read from the header by the ADQAPI. The record is extracted with respect to the trigger position before it is handed over to the user. The unused data is also cut and the resulting data has the correct length.

Figure 18 illustrates these steps of operations.



Important Information

Signal Processing Devices Sweden AB (SP Devices) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to SP Devices' general terms and conditions supplied at the time of order acknowledgment.

SP Devices warrants that each product will be free of defects in materials and workmanship, and conform to specifications set forth in published data sheets, for a period of one (1) year. The warranty commences on the date the product is shipped by SP Devices. SP Devices' sole liability and responsibility under this warranty is to repair or replace any product which is returned to it by Buyer and which SP Devices determines does not conform to the warranty. Product returned to SP Devices for warranty service will be shipped to SP Devices at Buyer's expense and will be returned to Buyer at SP Devices' expense. SP Devices will have no obligation under this warranty for any products which (i) has been improperly installed; (ii) has been used other than as recommended in SP Devices' installation or operation instructions or specifications; or (iii) has been repaired, altered or modified by entities other than SP Devices. The warranty of replacement products shall terminate with the warranty of the product. Buyer shall not return any products for any reason without the prior written authorization of SP Devices.

In no event shall SP Devices be liable for any damages arising out of or related to this document or the information contained in it.

SP DEVICES' EXPRESS WARRANTY TO BUYER CONSTITUTES SP DEVICES' SOLE LIABILITY AND THE BUYER'S SOLE REMEDY WITH RESPECT TO THE PRODUCTS AND IS IN LIEU OF ALL OTHER WARRANTIES, LIABILITIES AND REMEDIES. EXCEPT AS THUS PROVIDED, SP DEVICES DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MER-CHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT.

SP DEVICES DOES NOT INDEMNIFY, NOR HOLD THE BUYER HARMLESS, AGAINST ANY LIABIL-ITIES, LOSSES, DAMAGES AND EXPENSES (INCLUDING ATTORNEY'S FEES) RELATING TO ANY CLAIMS WHATSOEVER. IN NO EVENT SHALL SP DEVICES BE LIABLE FOR SPECIAL, INCI-DENTAL OR CONSEQUENTIAL DAMAGES, INCLUDING LOST PROFIT, LOST DATA AND THE LIKE, DUE TO ANY CAUSE WHATSOEVER. NO SUIT OR ACTION SHALL BE BROUGHT AGAINST SP DEVICES MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS ACCRUED. IN NO EVENT SHALL THE ACCRUED TOTAL LIABILITY OF SP DEVICES FROM ANY LAWSUIT, CLAIM, WARRANTY OR INDEMNITY EXCEED THE AGGREGATE SUM PAID TO SP BY BUYER UNDER THE ORDER THAT GIVES RISE TO SUCH LAWSUIT, CLAIM, WARRANTY OR INDEMNITY.

Worldwide Sales and Technical Support

www.spdevices.com

SP Devices Corporate Headquarters

Teknikringen 6 SE-583 30 Linköping Sweden Phone: +46 (0)13 465 0600 Fax: +46 (0)13 991 3044 Email: info@spdevices.com

Copyright © 2012 Signal Processing Devices Sweden AB.

All rights reserved, including those to reproduce this publication or parts thereof in any form without permission in writing from SP Devices.